A Non-Isolated Bipolar Gate Driver with Self-Driven Negative Bias Generator in High-Side-Only Application by Zhao, R. et al.
This is a repository copy of A Non-Isolated Bipolar Gate Driver with Self-Driven Negative 
Bias Generator in High-Side-Only Application.




Zhao, R., Gladwin, D.T., Mou, X. et al. (1 more author) (2018) A Non-Isolated Bipolar Gate 
Driver with Self-Driven Negative Bias Generator in High-Side-Only Application. In: IECON 
2018 - 44th Annual Conference of the IEEE Industrial Electronics Society. IECON 2018 - 
44th Annual Conference of the IEEE Industrial Electronics Society, 21-23 Oct 2018, 
Washington, DC, USA. IEEE . ISBN 978-1-5090-6684-1 
https://doi.org/10.1109/iecon.2018.8591715
© 2018 IEEE. Personal use of this material is permitted. Permission from IEEE must be 
obtained for all other users, including reprinting/ republishing this material for advertising or
promotional purposes, creating new collective works for resale or redistribution to servers 
or lists, or reuse of any copyrighted components of this work in other works. Reproduced 




Items deposited in White Rose Research Online are protected by copyright, with all rights reserved unless 
indicated otherwise. They may be downloaded and/or printed for private study, or other acts as permitted by 
national copyright laws. The publisher or other rights holders may allow further reproduction and re-use of 
the full text version. This is indicated by the licence information on the White Rose Research Online record 
for the item. 
Takedown 
If you consider content in White Rose Research Online to be in breach of UK law, please notify us by 
emailing eprints@whiterose.ac.uk including the URL of the record and the reason for the withdrawal request. 
A Non-Isolated Bipolar Gate Driver with Self-Driven 
Negative Bias Generator in High-Side-Only 
Application 
Rui. Zhao, Daniel. T. Gladwin, Xiaolin. Mou and David. A. Stone 
Department of Electronic and Electrical Engineering 
University of Sheffield 
Sheffield, United Kingdom 
r.zhao@sheffield.ac.uk
Abstract—With the development of power electronic 
converters, size reducing and reliability extending are 
desired. For modern converter that utilises inductors or 
transformers, the dimensions of magnetic components are 
commonly inversely proportional to its switching frequency. 
With the increase of switching frequency, higher dv/dt may 
cause miss-triggering faults and unstable turn-off. Those 
issues can be relieved by applying a negative bias to conduct 
the turn-off. However, a separate DC-DC converter is 
normally required to generate this negative voltage. In this 
paper, a novel self-driven negative bias generator for high-
side switch is introduced. The novel gate driver can provide 
bipolar gate driving capability without the need for a 
separate negative voltage supply. A prototype converter has 
been built and verified that the proposed bipolar gate 
driver could effectively generates the required negative 
voltage for power semiconductor driving without using a 
charge pump or switching converter. 
Keywords: Power converter, Gate driver, negative bias 
I. INTRODUCTION 
Along with the development of semiconductor technology, the 
widely-used DC to DC converter is trending towards increasing 
its switching frequency to mega-hertz level [1 and 2]. Using 
higher switching frequency reduces the size of passive 
components and therefore increases the power density [1]. 
However, several issues can be found in applications fitted with 
high-frequency switching technology. Those issues include, 
but are not limited to high switching losses, dV/dt causes miss- 
triggering, and inefficient overdrive [3, 4 and 5]. 
For a MOSFET based converter, the operation of a MOSFET 
is essentially controlled by charging and discharging its gate 
parasitic capacitor [3]. In a conventional converter, as per the 
schematic shown in Fig.1, the total driving loss can be 
calculated using the following equation. 鶏弔銚痛勅 噺 血鎚 抜 撃帖追塚 抜 豹 荊帖追塚 穴建怠捗濡待 噺 血鎚 抜 撃帖追塚 抜 芸弔銚痛勅 
Where 血鎚  is the switching frequency, 撃帖追塚  is the driving 
voltage, 荊帖追塚 is the instantaneous driving current, 芸弔銚痛勅  is 
the total gate charge.  
Fig. 1: Conventional gate drive circuit with parasitic components of MOSFET. 
In order to reduce the driving loss or recover energies from 
the gate parasitic capacitor, several resonant gate drivers have 
been introduced [6 to 12]. In brief, the resonant gate driving 
approach uses an LC resonant circuit to charge and discharge 
the gate parasitic capacitor, while “C” is the equivalent gate 
capacitance [5]. Some researches [13, 8] use the leakage 
inductance of a driving transformer, but most of those circuits 
use a discrete component for the inductor [6, 7, 14 and 15]. 
This could avoids potential manufacture variations, however, 
causes additional complicities. Moreover, to avoid any 
simultaneous turned-on of both high-side and low-side 
switches, the timing control for those resonant gate drivers 
can be challenging due to component tolerances. 
With the trend of increasing the switching frequency, the 
rising time and falling time when driving a MOSFET is also 
decreased, which has the effect of increasing the voltage slew 
rate (dv【dt) on the switch node [5]. As shown in Fig.2, using 
the full-bridge converter (only half bridge is shown) as an 
example, at the instant when S1 is turned-on, the voltage at 
the switching node S will be increasing with a very high slew 
rate. With such a big voltage change over the limited time, 
the high dV/dt and corresponding current change will inject 





















S2 [5]. In the worst case, Vpulse becomes high enough to 
exceed the gate threshold (Vgs) of S2, and S2 will be turned 
on. In the last decade, this problem became significantly 
important with the introduction of the HEX MOSFET and 
the Logic MOSFET that can be turned-on by a logic level 
voltage. Moreover, in some of the modern resonant gate 
driver designs [8, 9, 13 and 15], the gate terminal is left open 
after been turned-off, which significantly increases the risk 
of being falsely turned-on. Other designs like [14] provide a 
current path by using a separate MOSFET but this requires 
precise timing control.  
 
Fig. 2: Half-bridge of a full-bridge converter showing its switching node S. 
To prevents false triggers, in practice, a circuit may use a 
high driving voltage (VDrv) and utilise MOSFETs with higher 
Vgs. However, although a higher VDrv may reduce the on-
state resistance (Rds), the gate driving efficiency will be 
compromised according to [5]. 
In comparison, using a MOSFET with a low Vgs, then if VDrv 
is minimised to ensure a definite turn-on, high enough to be 
free from component tolerance and any potential parasitic 
elements, then the turn-on power loss will be minimised [5]. 
To prevent the MOSFET from the false triggering, a small 
negative voltage should be applied to maintain the off status 
of the semiconductor. However, to generate the required 
negative voltage may be challenging, particularly in a high-
frequency converter where the negative biasing current may 
reach several hundreds of milliamps, numerically. 
To supply the required negative voltage, an additional DC-
DC power supply (or isolated DC-DC power supply for an 
isolated driver) is customary, as shown in Fig. 3. These 
additional power supplies are undesirable in terms of 
footprint and additional cost, and suffer from limited lifetime 
due to utilising electrolytic capacitors.  
 
Fig. 3: The conventional approach to achieve bipolar driving. 
For a widely-used non-isolated bridge drive, a boost driver is 
widely used to generate the high voltage required for high-side 
MOSFET driving, which normally consists of a boost diode 
and boost capacitor. The boost circuit replaces the DC-DC 
supply that provides the positive bias. However, it is still 
required to have a separate power supply to provide a negative 
bias.  
II. BIPOLAR GATE DRIVING USING CONVENTIONAL 
GATE DRIVER 
To avoid the requirement of a separate DC-DC supply, the 
schematic of the proposed novel gate driver is shown in Fig. 4. 
Compared with the conventional boosted driver, only seven 
components: C2, D2, D4, R1, R2, R3, Q3 are added. 
 
Fig. 4. Schematic of the proposed bipolar gate driver. 
Based on the schematic shown in Fig. 4, the operating 
sequences are now described, where ‘Sx’ denotes the sequence 
number.  
S0, before Q4 is turned-on and whilst Q5 is turned-on: C1 is 
charged by VCC through D1 so that the energy used to turn on 
Q4 is stored in C1. The voltage on C1 can be approximated as 
VCC – VFD where VFD is the forward voltage drop of D1 when 
the switching period of the full-bridge is lower than Tp given 


























































Fig. 5. Simplified schematic of the proposed bipolar gate driver, stage 0. 
S1, when Q1 is turned-on and Q5 is turned-off: C1 will be 
discharged through Q1, and the energy stored in C1 will be 
applied to the Gate terminal of Q4. Since C1 is referenced to the 
sink terminal of Q4, a voltage equal to VCC will be applied 
across the gate and sink terminal of Q4, Q4 is turned-on and 
similarly, Q3 is turned-on. Since the voltage used to drive Q4 
(approximately V_Bus+VCC) is normally higher than the 
maximum VGS voltage, a voltage divider consisting of R2 and 
R3 is used to provide a drive voltage for Q3. The resistance of 
R2 and R3 can be calculated by using the following equation, 
where Vth is the voltage desired for drive Q3. 迎態 噺  岫撃系系 髪 撃長通鎚 伐 撃痛朕岻 抜 迎戴撃痛朕   
Meanwhile, when Q4 and Q3 are turned-on, V_Bus will be 
applied to the series connected C2 and R1; C2 will therefore 
be charged. Whilst C2 is being charged, R1 limits the current 
flow through Q3 and C2 to avoid a surge current and protect 
the Zener diode. The voltage rating of Q3 should be higher 
than V_Bus-VD2. The voltage across C2 is set by the Zener 
diode D2; the voltage across C2 will rise to the reverse 
breakdown threshold voltage of D2, the Zener diode will be 
broken down and C2 will stop charging with a voltage 
across it of –VD2.  
 
Fig. 6. Simplified schematic of the proposed bipolar gate driver, stage 1. 
S2, dead-time, while Q2 is turned-on: C2 will be discharged 
through Q2. Since the positive side of C2 is connected to the 
sink terminal of Q4, a negative voltage will be applied to the 
Gate terminal of Q4. The gate charge on Q4 is therefore depleted 
through the gate resistors and D3. As the capacitance of C2 is 
much higher than the gate capacitance of Q4, the negative 
voltage is maintained on the gate of Q4 to ensure a solid turn-
off. 
 
Fig. 7. Simplified schematic of the proposed bipolar gate driver, stage 2. 
S3, when Q4 remains off and Q5 is turned-on: C2 will maintain 
a negative voltage onto the gate of Q4, and C1 will be charged 
through D1. 
 
Fig. 8. Simplified schematic of the proposed bipolar gate driver, stage 3. 
S4, dead-time, Q4 remains off and Q5 turned-off: C2 maintains 
a negative voltage onto the gate of Q4 but C1 is now fully 
charged and ready to turn Q4 on. 
 
Fig. 9. Simplified schematic of the proposed bipolar gate driver, stage 4. 
As can be seen from the sequence of operation, C1 acts as the 
positive power source and C2 acts as the negative power source. 
When C1 discharges to turn Q4 on, C2 will be charged. Whereas 
during C2 discharges to turn Q4 off, C1 will be charged. Since 
the power source that charges C2 is V_Bus, the additional 
negative bias generator will not consume power from VCC, 
hence the output capability of the power supply, providing 
VCC, is unaffected and the power drawn from V_Bus is 
negligible. 
III. SIMULATION 
Based on the circuit topology introduced in the previous section, 
a SPICE module has been built to verify the design. The 
simulation schematic is shown in Fig. 10. In the simulation 
circuit, two voltage-controlled switches are used to simulate a 
conventional gate driver and provides 50% duty cycle drive 
signal. The detailed schematic is showing in the following 
figure. 
 
Fig.10. Simulink schematic of the proposed gate drive circuit. 
 
Fig. 11. Simulated waveforms represents the converter 
During simulation, Fig. 11 clearly shows the establishment 
progress of the desired negative bias. As can be seen from the 
figure, just after the first cycle, some negative bias can already 
be observed from the gate drive signal. Meanwhile, by 
progressively charging C2, the current flow through the Zener 
diode is increasing until a steady state peak current, as can be 
seen from Fig. 11 as the green waveform. 
 
Fig. 12. Simulated waveforms showing different Zener diode current at 
R1=800Ohms (Upper) and 700Ohms (Lower). 
As shown in Fig. 12, corresponded to a smaller current limiting 
resistor R1 more current will be carried by the Zener diode at 
the end of each cycle after C2 been charged to the desired 
voltage. This will not only affect the gate driving efficiency but 
also causes over heating of the Zener diode. 
IV. PROTOTYPE DESIGN 
A prototype converter has been built to evaluate the proposed 
gate driving topology as simulated in the previous section. The 
prototype is designed to deliver up to 450W of power to the 
load. The prototype converter is shown in Fig. 13. The 
converter is specified to be powered by 24-48V DC power. Its 
on-board 8052 microcontroller drives a proposed gate driver 
consisting of IR2103 conventional gate driver chip and the 
additional circuitries shown in Fig. 10. The gate drive signals 
then drives MOSFET to provided AC output with frequencies 
at 100 kHz. 
 
Fig. 13. Prototype WPT transmitter employing wireless PLL. 
The schematic of the drive section is detailed in Fig. 14. Using 
the signals provided by the IR2103, proposed circuit can be 
easily integrated. 
 
Fig. 14. Prototype WPT transmitter employing wireless PLL. 
V. TEST AND EVALUATION 
The prototype converter shown in Fig. 13 has been evaluated 
with a 24V power source. Using the schematic shown in Fig. 
10, Fig. 15 shows the voltage across C2 during start-up. As can 
be seen from the figure, the desired negative voltage can be 
achieved rapidly dependant on the duty cycle of Q1 and 
corresponded C2 and R1. Using this voltage, Fig. 16 shows the 
gate driving voltage across Gate-Source terminal of Q1. Fig. 16 
clearly demonstrates that even after several cycles from start-
up, some negative voltage has appeared on the gate driving 
output. 
 
Fig. 15. The voltage measured across C2 demonstrating its charging progress. 
 
Fig. 16. Gate driving output (Green) and logical gate drive signal (Yellow), 
showing the establishment of bipolar driving voltage. 
The minimum negative bias applied to the MOSFET will 
depend on the duty cycle of high-side MOSFET, which also 
represents the duty cycle of C2. The Zener diode D2 can only 
limit the minimum biasing level when designed duty cycle 
is achieved so that sufficient energy is stored into C2. If the 
duty cycle of the charging C2 is lower than the designed 
value, negative voltage with lower amplitude will be applied. 
The following Fig. 17 shows the different negative biasing 
levels at different duty cycles. 
 

































This paper described the design and operation of a technique 
for generating a negative bias for MOSFET bipolar driving in 
non-isolated MOSFET driving and demonstrated how the 
desired negative voltage can be obtained. The evaluation has 
shown that by using the negative bias generator, negative 
voltage for MOSFET gate driving can be achieved without 
using a charge pump and switching regulator. Using a power 
converter as an example, while the desired negative bias 
generator guaranteed a solid turn-off, using MOSFETs with 
lower Vgs and driving them using an optimised turn-on voltage 
could significantly reduce the driving loses. Several key 
components can be calculated using equations provided in this 
paper. Finally, the methodology introduced in this paper can 
also be used in other gate driving topologies and isolations to 
remove the need for a power source that provides negative 
voltage. 
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